Abstract—In this work, conventional independent double gate structure and Junctionless independent double gate structure-based inverters and NAND gates are studied and compared using TCAD simulation. The Junctionless device-based circuits show a larger delay with smaller dynamic power whereas the conventional device-based circuits show smaller delay with larger dynamic power which is a simple power-delay trade-off.

Index Terms—Junctionless FET, FinFET, NAND, inverter, TCAD.

B. Harsha and R. Srinivasan are with IT Department, SSN college of Engineering, Kalavakkam, Chennai (email: bhima.harsha@gmail.com).
K. K. Nagarajan is with MCA Department, SSN college of Engineering, Kalavakkam, Chennai.

[PDF]

Cite: Bhima Harsha, K. K. Nagarajan, and R. Srinivasan, "TCAD Simulation of Digital Logic Gates in Independent Double Gate Transistors – A Comparative Study between Conventional and Junctionless FETs," International Journal of Applied Physics and Mathematics  vol. 2, no. 3, pp. 149-151, 2012.